

JCT | College of Engineering and Technology (AUTONOMOUS)







2.2.1 MOTIVATING WEAK STUDENTS

(i) SPECIAL COACHING CLASS



JCT COLLEGE OF ENGINEERING AND TECHNOLOGY PICHANUR, COIMBATORE - 641105



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
ACADEMIC YEAR: 2023 - 2024 (ODD SEMESTER)
COACHING CLASS / REMEDIAL CLASS SCHEDULE

Date:23.10.2023

This is to inform that Coaching / Remedial Class for Slow learners will be conducted in the following Day Order for III and IV Year Electronics and Communication Engineering, students students from 25.10.2023 onwards (Time : 4.45 PM to 6.15 PM) till the commencement of CIA III for IV year and End Semester Examination for III Year Students are advised to co-operate for the same.



S. No.	Day	Year	Course Code / Course Name	Faculty In Charge	
1	Day 1		CEC366 - Image Processing	Dr.V.J.Arulkarthick	
2	Day 2	III Year	CBM370 - Wearable Devices	Prof.K.Babu	
3	Day 3		EC3351 - Transmission Line and RF Systems	Prof.M.Chandrasekaran	
4	Day 4		CEC352 - Satellite Communication	Prof.M.Shabana	
5	Day 5	1 1	EC3552 - VLSI and Chip design	Prof.Poornima R	
6	Day 6		EC3501 - Wireless Communication	Prof.A.Sindhu	
7	Day 1		EC8701 - Antennas and Microwave Engineering	Prof.M.Chandrasekaran	
8	Day 2		EC8791- Embedded and Real Time Systems	Prof.S.Renswick	
9	Day 3	IV Year	EC8702 - Adhoc and Wireless Sensor Network.	Prof.Thahseen Thahir	
10	Day 4	1	OBM752 - Hospital Management	Dr.V.J.Arulkarthick	
11	Day 5		EC8751 - Optical Communication	Prof.Vedha Vinodha D	

Faculty In Charge

N.J. Dreglo

Director IQAC



PP NVCIPAL

UCT College of Engineering & Technology
PHUMANUR, COIMBATORE - 641 105.

JCT/IQAC/AC13b/Rev.No.00/25.05.23

(ii) CLASS COMITTE MEETING INCLUDING WEAK STUDENTS



JCT COLLEGE OF ENGINEERING AND TECHNOLOGY Pichanur, Coimbatore-641105



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

CLASS COMMITTEE MEETING

Academic Year: 2023 - 2024 (ODD SEMESTER)

Class Committee Meeting No:1			Ref.No: ECE/CCM/10.11.2023				
Venue: Communication Lab				Date & Time:10.11.2023 & 2.30 PM onwards			
1. Pr 2. Pr 3. Pr 4. Pr 5. Pr 6. Pr	rperson-Dr.V.J.Arulkarthick HoD/ECE lty - rof.M.Shabana (AP/ECE) Shabana, rof.R.Poornima (AP/ECE) P. Royalian rof. Sindhu A (AP/ECE) A Conf. Mohanapriya S (AP/ECE) rof. Thahseen Thahir (AP/ECE) rof.V.P.Anila (AP/CSE)	Class Advisor 1. Prof.Babu K (AP/ECE) Mentor: 1. Prof.Renswick S (AP/ECE) 2. Prof.Mohanapriya S (AP/ECE)	1.Arish M 2.Gunap 3.Ijas Sh 4.Vennap	Representative Mylining Triya T T CAU Triya T T T CAU Triya T T T T T T T T T T T T T T T T T T T	5		
SI. No.	Points Discusse	Points Discussed		Responsibility	Remarks		
1.	MA3355 Random Process and Linear Algebra - Dr.S.Saravanan (AP/S & H) Coverage of syllabus- 2 Units Students' Feed Back: Requested to Solve the home work problems in class Staff Feed Back: No Problem			Individual Faculty	-		
	Coverage of syllabus-1.5 Units Students' Feed Back: State the real time examples to the students and elaborate them where it is applied Staff Feed Back: No Problem			Individual			



RINCIPAL

JCT College of Engineering & Technology JCT/IQAC/AC11/Rev.No.00/25.05.23
PICHANUR, COIMBATORE - 641 105.





PEDAGOGICAL INITIATIVES

Subject : EC3352 DIGITAL SYSTEM DESIGN

Year : II year

Faculty Handled: Ms. Thahseen Thahir

TOPIC	PEDAGOGIAL INITIATIVES	OBJECTIVES	SNAPSHOTS/PROOFS
HDL Models of Combinational Circuits.	Flipped Class Room	Students will be able to design and simulate combinational circuits using Hardware Description Languages (HDL) for digital system design.	https://www.youtube.com/ watch?v=ccJvmFE9tul Watch?v=ccJvmFE9tul
HDL Models of Registers and Counters	Flipped Class Room	Students will be able to model and implement registers and counters using HDL for sequential circuit design.	https://www.youtube.com/ results?search_query=HD L+Models+of+Registers+ and+Counters
Hardware Multithreading	Peer Group Learning	Students will be able to understand and apply the concept of hardware multithreading to improve the efficiency and performance of processors.	Hardware Multithreading Allow multiple through to share a single preceder From the state of the single proceder for any state of the single halos state of each through Virtue memory can be used to share memory among through
Exception handling in MIPS Architecture	Peer Group Learning	Students will be able to analyze and implement exception handling mechanisms within the MIPS architecture for effective error management.	THE MINISTER CO. STREET, CO. S
Introduction to Graphics Processor Units.	Peer Group Learning	Students will be able to understand the architecture and functionality of Graphics Processing Units (GPUs) and their applications in parallel processing and computing.	HITCHUCKION The second of the properties of the





COs

CO1

C02

JCT COLLEGE OF ENGINEERING AND TECHNOLOGY PICHANUR, COIMBATORE - 641105



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Course Outcome

ACADEMIC YEAR: 2023 - 2024 (ODD SEMESTER)

Assignment I

Branch / Year / Semester : ECE/III/V Course Code & Name : CBM370 & Wearable Devices

Summarize the concepts of wearable system.

Explain the energy harvestings in wearable device

Max. Marks : 40 Submission Date : 12/09/2023

Knowledge
Level

Answer all the Questions (40 Marks)					
S.No.	Knowledge Level	Questions	COs	Marks	
1.	K2	What are the types of Wearable systems ?and explain each types.	CO1	10	
2	K2	Explain the working principles of Pneumography.	CO1	10	
3	K2	Summarize the concept of Plethysmography.	C02	10	
4	K2	Outline the construction and working principles of Solar Cell	CO2	10	

BLOOM'S TAXANOMY LEVEL: R-REMEMBERING, U-UNDERSTANDING, AP-APPLYING, AN-ANALYSING, E-EVALUATION, C-CREATING

Signature of the Faculty Member

4.5. And

Pichanur (2)

JCT College of E. glassing & Technology PICHANDR, COMBATORE - 641 105.

JCT/1QAC/AC15/Rev.No.00/25.05.23

MOTIVATING BRIGHT STUDENTS

HIGHER STUDIES AND COMPETITIVE EXAMS EVENTS



ABOUT JCT ADMISSION COURSES TRAINING & PLACEMENTS LIFE @ JCT Q





Competitive Exams

Description Links Upsc http://www.upsc.gov.in Gate http://www.iitk.ac.in

- Continue Reading

International education expo



JCT Higher Education and Competitive Exam Guidance Cell in association with Career Zone, SI UK, Target USA -Foreign Education Partner, organized an expo for college students to study abroad. The expo was an effective platform linking prestigious foreign universities/institutions with focused overseas higher education aspirants. In around Coimbatore, Engineering College students more than 534 students [...]

- Continue Reading



HOME ABOUT JCT ADMISSION COURSES TRAINING & PLACEMENTS LIFE @ JCT Q =

How to become an IAS



JCT Higher Education & Competitive Exam Guidance Cell has successfully organized a webinar on How to become an IAS: Preparation strategies for Union Public Services Commission Examinations (UPSC) on 20th of February 2024. One faculty from Shankar IAS Academy, an initiative of made easy group a premier institute for UPSC Civil Services Examinations helped [...]

- Continue Reading

Hello, How can I assist you today?



PROJECT EXPO









BEST OUTGOING STUDENT IN THE ACADEMIC YEAR 2023-2024





UNIVERSITY RANK HOLDER



